



**FIG. 1**



**FIG. 2**



**Serial-to-Parallel Receiver**

**FIG. 3**




FIG. 4

# FIGURE 5






FIG. 5

Parallel Data  
(broadband digital)



**FIG. 6**

**FIG. 7**






FIG. 8




FIG. 9






FIG. 10


# Receiver Eye Diagrams: 3.125-Gb/s





**FIG. 12**

# Receiver Eye Diagrams: 3.125-Gb/s






FIG. 14

# DISCRETE COMMUNICATION






FIG. 15

**FIG. 16**



**FIG. 17**






FIG. 18




FIG. 19




FIG. 20




FIG. 21A




FIG. 21 B

## Adaptive equalizer control logic




FIG. 21C






FIG. 21D


**FIG. 22**



00000000000000000000000000000000




**FIG. 23**




**FIG. 24**

005211293-1105211293



**FIG. 25**



**FIG. 26**







FIG. 27



**FIG. 28**



**FIG. 29**



**FIG. 30**